This paper investigates the behaviour of a defective single-gate bilayer graphene transistor. Point defects were introduced into pristine graphene crystal structure using a tightly focused helium ion beam. The transfer characteristics of the exposed transistors were measured ex-situ for different defect concentrations. The channel peak resistance increased with increasing defect concentration whilst the on-off ratio showed a decreasing trend for both electrons and holes. To understand the electrical behaviour of the transistors, a circuit model for bilayer graphene is developed which shows a very good agreement when validated against experimental data. The model allowed parameter extraction of bilayer transistor and can be implemented in circuit level simulators.
Introduction
The high electron mobility and saturation velocity in graphene makes it suitable for analogue electronics applications despite the lack of an energy band gap [1] .
However, despite the absence of a bandgap in large scale graphene, the long mean free path of electrons and the high carrier mobility allows circuits to operate at high frequencies. Following the achievement of impressive GHz cut-off frequency for graphene transistors [2] [3] [4] , a number of applications in RF electronics have been reported which include frequency mixers and multipliers [5] [6] [7] and oscillators [8] . Equally, a graphene based integrated circuit consisting of active and passive components in the signal amplification, filtering and downconversion mixing units has been demonstrated [9] .
The mean free path is limited by the presence of charged impurities (such as trapped charges in the underlying substrate), structural defects, corrugation, etc., which cause scattering of charge carriers. Experimental evidence shows that pristine suspended graphene has an exceptionally high carrier mobility as the substrate effects are eliminated [10, 11] . Although carrier transport properties in graphene are well understood, practical models which are useful for circuit level simulation are still lacking. In this work, we systematically investigate the transport characteristics of a pristine bilayer graphene transistor subjected to a deliberate introduction of point defects with precise defect concentration. We subsequently derive a circuit model for the defective graphene transistor which can be embedded in commercial circuit simulators such as Pspice.
Graphene device fabrication
Our bilayer graphene exfoliated from graphite (NGS Naturgraphit, GmbH) on a 300 nm-thick silicon oxide, which sits on a highly doped silicon substrate. The bilayer nature of our graphene flakes was determined using Raman spectroscopy and by measuring the intensity of the green component (which allows the best contrast relative to the SiO 2 layer) in RGB images taken by an optical microscope [12] . The graphene channels were fabricated using electron beam lithography and oxygen plasma etching. To contact the BGFET channels, we used Au and Ti (95 nm/5 nm) to define electrodes which were fabricated using electron beam lithography and a liftoff process. The device principal is sketched in Fig. 1 . Prior to any electrical measurements using an Agilent B1500A Semiconductor Device Analyser, the BGFETs were annealed at 350°C for several hours to eliminate atmospheric contamination.
The irradiation with helium ions He + was performed in high vacuum inside a helium ion microscope (Zeiss Orion) [13] [14] [15] [16] . The acceleration voltage used was 30 kV whilst the current was kept at 1 pA. 
Capacitance model
By taking into consideration the geometric structure of the BGFET, a circuit-level schematic is shown in Fig. 2 . Here, C e is the gate dielectric capacitance, C o is the interlayer capacitance, C q is the quantum capacitance, R s is the contact resistance and R q is the off-current resistance. Although both contacts are expected to have different resistances during conduction, for simplicity, an equal resistance is used.
In this work, the graphene layers are identified based on their proximity to the gate terminal. The layers are numbered in ascending order starting with the layer closest to the gate. On each layer a quantum capacitance, C q , is present, this is a measure of the energy required to pump carriers into the channel [18] . Hence, it is a derivative of the net charge in the channel to the potential of the channel.
The varying quantum capacitance with surface potential is [19] 
where u s is the potential difference between the channel and the source terminal, V s ; v f is the Fermi velocity [20] , electronic charge q and the reduced Plank's constant h. The bilayer transistor is modelled as two single layers coupled together by capacitance C o . As such Eq. (1) is applied to both layers of the transistor. At charge neutrality when the density of states vanishes, a minimum carrier density, n 0 , results in a capacitance
Published works report a minimum carrier sheet density in the vicinity of 0:5 Â 10 12 cm À2 at the Dirac point [21, 2] . Hence, by applying the Drude model, the quantum capacitance, C q , takes into consideration the capacitance due to both the minimum charge and the induced charge into the channel [22, 23] . Thus, Eqs. (1) and (2) can be algebraically added to give
Since graphene transport is governed by charged impurities, the Drude-Boltzmann model presents a good understanding of the channel conductivity at high charge densities [24, 25] . The Drude model is used to evaluate the charge density in the channel using
, where n½V g is the charge density due to the action of the gate potential and n 0 takes into consideration the residual charge in the channel at the Dirac point.
Since the transistor layout has only one gate, it will have only one threshold voltage, V o . From Eq. (4), this threshold voltage is the gate potential at which the surface potential, u s1 is zero.
The surface potentials of all layers are zero at the charge neutrality point, CNP. This implies that the threshold voltage cannot be optimised [23, 12] . Graphene FET threshold voltage is still widely researched [26] , whereby it has been reported that chemical doping of the graphene channel can result in a shift of the threshold voltage [26] .
As the action of the gate both electrostatically dopes the channel and modulates the doping intensity, both the surface potential and quantum capacitance of each of the layers has to be solved self-consistently in computing u s .
Carrier transport
The I-V characteristic of bilayer graphene has been reported to have three regions [21, 22] . For field effect transistors the gate capacitance modulates the source potential barrier. As such the net charge density is
where VðxÞ is the channel potential at x. x is taken from the source to the drain. C top is the effective capacitance between the gate and the source.
For clarity the capacitances will not be shown as a function of u s . The electric field between the source and the drain drifts carriers between both terminals giving rise to drain current [27, 28] I ds ¼ ÀWQ ðxÞv E ðxÞ ð 7Þ
where W is the channel width and v E ðxÞ is the carrier drift velocity. Large electric fields between the drain and source can be reached, resulting in the carriers attaining a saturation velocity. Hence, due to a field dependent mobility the drift velocity is [29] [30] [31] [32] 
where E is the electric field between the source and drain, l is the carrier mobility, v sat ¼ lE c is the saturation velocity, E c is the critical electric field. Considering a series resistance, R c , at both the source and drain terminals, the electric potential in the channel is Vð0Þ ¼ I ds R c and VðLÞ ¼ V ds À I ds R c for the source end and drain end respectively. This makes the assumption that in Fig. 2 both series resistances are equal [33] .
By applying the above equations and using an electric field of E ¼ ÀdV=dx, the general current characteristics of this region is
where L is the length of the active area of the channel. The turning point of the drain current with respect to the drain voltage defines the beginning of the saturation region. At the turning point dI ds =dV ds ¼ 0.
Surface potential
The surface potential of both layers are plotted for a sweep of the gate voltage in Fig. 3 where a residual charge density of 0:5 Â 10 À12 cm À2 [21] is used. From Eqs. (3), (4) and (6) the behaviour of the quantum capacitance for each of the layers and their respective surface potentials is shown in Fig. 3 . To accurately model the capacitance between V g and V s the quantum capacitance has to be taken into consideration.
Transfer characteristics model
Furthermore, by solvin Eq. (9) the resulting drain current during hole (sign above) and electron (sign below) conduction is [22] 
where
v sat is the velocity saturation, l is the carrier mobility and R s is the contact resistance. The equation above approximates the carrier transport in the channel when the doped charge density is by far greater than the minimum charge density. Therefore, by fitting the experimental data against the proposed model, information about the carrier mobility (l) and the contact resistance for the on-current (R s ) can be determined.
At charge neutrality, the conductivity, r n , calculated from Eq.
(10) tends to zero. To account for the drain current at the charge neutrality point (CNP), a minimum conductivity, r 0 is added to r n as shown in Eq. (11) .
Conductivity at the charge neutrality point is determined by scattering due to charged impurities, defects and dislocations in the crystal lattice. The conductivity is calculated using the relation [34] [35] [36] 
where g is a constant parameter and has a value of 0.1 for low impurity densities [34] . As the channel is bombarded with He + , the transport characteristics changes, so does n 0 . Therefore, n 0 is determined using a linear equation of the form [35] r n ¼ C n n imp q þ r res ð13Þ where r res is the residual conductivity and C is a constant. Using this equation, r res is given as the point where the lines for both the hole and electron conduction meet. Hence, n 0 can be computed from the expression r res ¼ qn 0 l. 
Experimental validation
Results of the measurements of the device shows an ambipolar FET as illustrated by a good conduction of both holes and electrons carriers. To extract the carrier mobility of the device, the experimental data of the transfer characteristics is fitted with the proposed model. Using a relative dielectric constant (j) of 3.9, for a thickness of 300 nm of silicon dioxide, the device has a capacitance of 11.5 nF/cm 2 (The value of the gate capacitance is estimated using the conventional capacitance equation, C e ¼ j 0 =t ox ).
From Fig. 1 , a portion of the gate lies underneath both the source and drain contacts. Both contacts are identical with a length of 0.5 lm. Titanium (Ti) metal exhibits a good adhesion to the graphene channel and it has been widely used in graphene FET either as the sole metal contact or as a part of a stack of metals [37, 38] .
In Fig. 4 [39] . The improvement in n imp can be attributed to the absence of a dielectric above the graphene channel. The estimated minimum charge density and charged impurities indicates that the sample is clean. An I on =I off ratio of about 20 is achieved for hole conduction and a ratio of about 3:7 is achieved for electron conduction. The off-current is measured at V gs ¼ 0 V while the on-current for hole and electron conduction are measured at V gs ¼ À10 V and V gs ¼ 10 V respectively. This voltage range is used in all test cases in computing the on-off current. The higher on-off current ratio for hole conduction compared to electron conduction shows that the graphene channel below the contacts are doped p-type. Therefore, for electron conduction, an additional contact resistance results due to a more pronounced p-n junction formed underneath the contacts. This is illustrated in the lower carrier mobility and higher contact resistance for electron conduction as compared to hole conduction. In Fig. 5 Introducing defects in the channel increases scattering in the channel and creates regions that are not modulated by the change in the gate voltage. Thus, resulting in additional series resistance and a reduction in both the on-off current ratio and carrier mobility. On the other hand, a high on-off current ratio and carrier mobility observed for electron conduction results in a slightly decreased in n 0 while n imp remained unchanged. This implies that the bombardment of the channel with He + causes a strain in the graphene channel, reducing the effective mass of electrons.
In the second dose of He + radiation, a defect density of 9:4 Â 10 10 defect/cm 2 is estimated in the channel. By fitting the resulting experimental data against the proposed model as shown in Fig. 6 , a good agreement is achieved with a peak resistance, tion, with n 0 of 0:3 Â 10 11 cm À2 and n imp of 1:7 Â 10 11 cm
À2
. An I on =I off ratio of about 15.8 is achieved for hole conduction and a ratio of about 2.8 is achieved for electron conduction. A reduction in the mobility compared to the first dose of He + radiation shows that effect due to scattering outweighs an improved mobility resulting from strain. In both cases a increase in R q is observed. Fig. 7 shows the transfer characteristics of the BGFET when subjected to a third dose of He + radiation. The defect density in the channel is estimated at 1:66 Â 10 11 defect/cm 2 . Here, the model shows a good agreement against experimental data for a peak resistance, R q ¼ 145:2 kX, R s ¼ 300 X and l ¼ 5000 cm 2 . An I on =I off ratio of about 7.25 is achieved for hole conduction and a ratio of about 2.4 is achieved for electron conduction.
By steadily increasing the number of exposures of the graphene channel to He + bombardment as shown in Fig. 8 , there is an increase in the peak resistance. The peak resistance shows a linear relationship for the first two exposures and a much steeper slope for the third exposure. Despite a steady increase in R q , only after the first exposure does the transistor show an improved transfer characteristic suggesting the increase in R q was due or a reduction in the n 0 and n imp . Although in the experimental data the Dirac point is centred at V gs ¼ 0, the Dirac point actually shifts on exposure to He + bombardment.
Graphene channel on SiO 2 substrate have been reported to show contaminated by beam-induced hydrocarbon deposition [40, 41] . Thus leaving residual conductivity after been etched by a low dose of He + . The He + bombardment on the graphene FET not only breaks carbon bonds but also causes disorder in the gate dielectric. As such an increase in R q is measured for an increase in the number of exposures. From Fig. 10 , n 0 is a function of the I on =I off ratio. A decrease in n 0 after the first exposure despite n imp being unchanged is as a result of an improved current ratio observed for electron conduction. Measurements after the second and third exposures show a decrease in both n 0 and I on =I off despite a steady increase in off current resistance. A strongly degraded carrier mobility is responsible for the fall in the on-off current (see inset in Fig. 8 ) and an increase in both n 0 and n imp after the second and third exposures as illustrated in Figs. 10 and 9. 
Conclusion
In this paper we presented the transfer characteristics of a single-gate bilayer graphene FET with defects in the crystal lattice. Point defects were introduced by exposing the channel to a helium ion beam using a high precision He + microscope. All measurements were carried out ex-situ. To understand the behaviour of the BGFETs, a model was developed to characterise the transistor which shows a good agreement when validated against the experimental data of the device transfer characteristics. Prior to the introduction of defects, the charged impurity density value indicates that the fabricated samples are clean. After the first exposure, the electron branch showed an improved onoff current ratio while the hole branch remain relatively unchanged and also with an unchanged charge impurity level. The improved transfer characteristics results from a lower minimum charge density. This phenomenon may be due to an increase in the strain on the channel. Subsequent exposure to He + beam leads to a further increase in the peak resistance, but unlike the first exposure, the transistor shows a decrease in the carrier mobility and an increase in the contact resistance. The impurity charge density increases from a clean sample to a dirty sample after the third exposure. The developed model allows various parameters extraction of bilayer transistor and can be implemented in circuit level simulators.
